

End-Term Examination
(CBCS)(SUBJECTIVE TYPE)(Offline)
Course Name: B. Tech AI&ML and CSE-AI, Semester: 1
(December, 2023)

Subject Code: BAI – 103

Subject: Computer organization & Architecture

Maximum Marks :60

Time :3 Hours

Note:Q. 1 is compulsory. Attempt one question each from the Units I, II, III & IV.

		(2.5*8=20)	
Q1	<p>(a) Explain the working of SR flip flop with its disadvantages. Give one example of the use of S-R flip flop.</p> <p>(b) Explain any five laws of Boolean Algebra.</p> <p>(c) Write the format of Memory Reference, I/O Reference and Register Reference Instruction.</p> <p>(d) What do you mean by the following terms?</p> <p>(i) $AR \leftarrow m[AR]$</p> <p>(ii) Micro-Operation</p> <p>(e) Explain Parallel processing.</p> <p>(f) Define floating point representation with an example.</p> <p>(g) What is the basic Characteristic of Cache Memory ?</p> <p>(h) What is meant by Mapping ? Name three types of Mapping procedures.</p>		
UNIT-I (10 Marks)			
Q2	<p>a) Simplify using De Morgan's Law:</p> <p>i) $((A'+C)(AB'))'$</p> <p>ii) $(AB')'(B'+C)$</p> <p>b) Explain the working of a 4-bit asynchronous binary counter with logic diagram, timing diagram and truth table.</p>	(5,5)	
Q3	<p>(i) Implement the following multiplexer :</p> <p>$f(A,B,C) = \overline{A}B + BC + \overline{A}C$</p> <p>Draw the block diagram also.</p> <p>(ii) What is a Counter ? State the two different types of Counters. Explain the working of any one type of a counter</p>	(5,5)	
UNIT-II (10 Marks)			
Q4	<p>a) A computer uses a memory unit with 256K words of 32-bits each. A binary instruction code is stored in one word of memory. The instruction has 4 parts: an indirect bit, opcode, a register code to specify one of the 64 registers and an address part.</p> <p>(i) How many bits are there in the opcode, register code part and address part. Justify your answer.</p> <p>(ii) Draw the instruction word format and indicate the number of bits in each part.</p> <p>(iii) How many bits are there in the data & address inputs of the memory? Why?</p> <p>b) What are the 2 types of control unit? Explain any 1 of them in detail with suitable diagram.</p>	(5,5)	
Q5	<p>(i) Evaluate $x = (A+B) \times (C+D)$ with the help of ONE-ADDRESS instruction and ZERO-ADDRESS instruction.</p>	(5,2.5,2.5)	

- (ii) For a memory unit with size 4096×16 , how many bits are used to specify an address?
How many bits are available for the operation code and specify how many operations are possible.
- (iii) Explain different phases of an instruction cycle.

UNIT-III (10 Marks)

- Q6 a) A no pipeline system takes 50 ns to process a task. The same task can be processed in 6 segment pipeline with a clock cycle of 10ns. Determine the speedup ratio of pipeline for 100 tasks. (2,3,5)
- b) Explain branch instruction hazard in detail with suitable diagram.
- c) Show the step by step multiplication process using BOOTH algorithm for: $(+15) \times (+13)$. Assume 5-bit registers that hold the numbers and the multiplicand as $(+15)$.

- Q7 (i) Explain the term pipelining and draw the pipeline structure for:
 $A_i + B_i \times D_i$ for $i=1,2,\dots,6$. (5,5)
- (ii) Draw the hardware Algorithm for "multiplication of signed magnitude data".
Multiply 10011 multiplicand with 10001 multiplier with successive multiplication as well as hardware algorithm process.

UNIT-IV (10 Marks)

- Q8 Write short notes on: (5,5)
- a) Memory hierarchy in a computer system
- b) Content Addressable Memory or Associative Memory

- Q9 (i) Explain Virtual Memory Organization and Associative Memory. (5,5)
- (ii) What is meant by the terms.
- Handshaking
 - Destination—Initiated Transfer.