

# NATIONAL INSTITUTE OF TECHNOLOGY KURUKSHETRA

## THEORY EXAMINATION

Question paper

08 DEC 2018

Month and Year of the Examination: Dec. 2018

Roll No: \_\_\_\_\_

Subject: Computer Organization and Architecture

Branch: INFORMATION TECHNOLOGY

Course: B.Tech

Subject Code: ITPC-29

Time Duration: Three (3) Hours

Semester: III

Total No. of Questions: Six (6)

Maximum Marks: 50

Number of Questions to be Attempted: Five (5)

Note:

Attempt all parts of question together at one place. Marks allotted for each question are shown on the right hand margin. Write your answer with question no. The Candidates, before starting to write the solutions, should please check the question paper for any discrepancy, and also ensure that they have been delivered the question paper of right course no. and right subject title. Unless stated otherwise, the symbols have their usual meanings in context with the subject. Assume suitably and state, additional data required, if any.

### QUESTIONS

	Marks
(a) What are typical characteristics of a RISC instruction set architecture?	2+4+4 = 10
(b) Show how the MRI and non-MRI tables can store in memory.	
(c) Distinguish between loosely coupled and tightly coupled MIMD computer.	
(a) What are the basic differences between branch instruction and a call subroutine instruction? Give the suitable example.	4+6 = 10
(b) What are the addressing modes and why are there so many different modes? Explain with suitable examples.	
(a) How do you improve the cache performance?	2+4+4 = 10
(b) Define the following terms: microinstruction, microoperation, microroutine, control word and control store.	
(c) What are the differences between isolated I/O and memory mapped I/O? Give the suitable example.	
(a) Differentiate between instruction cycle and interrupt cycle. Give the suitable example.	4+6 = 10
(b) Explain the methods of Asynchronous data transfer with suitable diagram.	
(c) Describe in details for organization in CPU with necessary diagrams and examples.	10
(d) Draw the block diagram with explanation for connection of the registers and memory in the basic computer to a common bus system.	10