

Total no. of Pages....

Roll no. .... 2022VCS2110

II SEMESTER - B.Tech. (CSE/CSDS/CSAI/IT/TINS)

MID-SEMESTER EXAMINATION, May-2023

Course Code- CAECC03/COECC03/CDECC03/TTECC01/INECC01

Course Title- Digital logic design/ Digital circuits and systems

Time- 1.5 Hours

Max. Marks- 15

Note: - All questions are compulsory.

Q. No.	Question	Ma rks	CO
1	Convert the following: a. $(94CDE)_{16}$ to $(?)_2$ b. $(101010)_2$ to gray code c. $10110110$ given signed 2's complement form into decimal form	3	CO <sub>1</sub>
2	a. If A and B are two binary nos. containing 2 bits each ( $A=A_1A_0$ , $B=B_1B_0$ ). Implement a 2 bit multiplier ( $Y=A.B$ ) using a 4 X 1 multiplexer. b. Realize a J K flip flop using a S-R flip flop.	1.5	CO <sub>2</sub>
3.	a. Implement a full adder using a 3 X 8 complementary output decoder. b. Find a minimum product-of-sums expression for given function: $f(X, Y, W, Z) = \Pi M(0, 2, 10, 11, 12, 14, 15) \cdot \Pi D(5, 7)$	1.5	CO <sub>2</sub>
4	a. The decimal digits 0 through 9 are represented using four bits A, B, C, D. The bits A, B, C, and D are the BCD representation of the decimal digit. The function F (A, B, C, D) has value 1 if the decimal digit represented by A, B, C, D is divisible by either 2 or 3. (Zero is divisible by 2 and 3) Find all minimum sum of products for f using K-map. b. Implement the following function using universal gates only- $F(A, B, C) = \Sigma m(2, 4, 6, 7)$	1.5	CO <sub>2</sub>

5. a. What is race-round condition. How is it eliminated using a master-slave flip flop. Explain with help of suitable diagrams.

b. Solve using 2's complement (show all steps):

$$\begin{array}{r} (10101.101)_2 \\ -(11000.011)_2 \\ \hline ( \quad ? \quad )_2 \end{array}$$

Q. No.	Question	Ma rks	CO
5	a. What is race-round condition. How is it eliminated using a master-slave flip flop. Explain with help of suitable diagrams. b. Solve using 2's complement (show all steps): $(10101.101)_2$ $-(11000.011)_2$ $( \quad ? \quad )_2$	1	CO <sub>3</sub>

3.	<p>a. Write VHDL code of a J K flip flop using all three styles of coding.</p> <p>b. Write VHDL code of a 4 X 1 Multiplexer using behavioral style with conditional statements.</p> <p>c. Realize a 2-bit Magnitude comparator using any combinational circuit. Given that A and B are two binary nos. containing 2 bits each (<math>A=A_1A_0</math>, <math>B=B_1B_0</math>), Outputs are <math>G= A&gt;B</math>, <math>L=A&lt;B</math>, <math>E= A=B</math>.</p>	4	CO <sub>2</sub>															
4.	<p>a. Design a MOD-5 counter using T flipflop which goes through the sequence as <math>000 \rightarrow 010 \rightarrow 011 \rightarrow 101 \rightarrow 111</math>.</p> <p>b. Implement a 4-bit Universal shift register using D flipflop which performs following action:</p> <table border="1" data-bbox="301 980 905 1240"> <thead> <tr> <th>s0</th> <th>s1</th> <th>function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>hold state</td> </tr> <tr> <td>0</td> <td>1</td> <td>shift right</td> </tr> <tr> <td>1</td> <td>0</td> <td>shift left</td> </tr> <tr> <td>1</td> <td>1</td> <td>load new input</td> </tr> </tbody> </table> <p>c. If there are 6 states a, b, c, d, e and f in an FSM. Show state assignment in binary code, gray code and one-hot encoding method.</p>	s0	s1	function	0	0	hold state	0	1	shift right	1	0	shift left	1	1	load new input	4	CO <sub>3</sub>
s0	s1	function																
0	0	hold state																
0	1	shift right																
1	0	shift left																
1	1	load new input																
5.	<p>a. Design a Mealy and Moore FSM to detect a sequence of '110'. Also mention present state, next state and output in each case.</p> <p>b. Realize a BCD to seven segment display using a suitable size of decoder.</p> <p>c. Briefly explain (any two):</p> <ol style="list-style-type: none"> <li>A/D and D/A converter</li> <li>Datapath in computers</li> <li>RAM and ROM</li> </ol>	4	CO <sub>5</sub>															

## END-SEMESTER EXAMINATION, July- 2023

Course Code- CAECC03/COECC03/CDECC03/ITECC01/INECC01

Course Title- Digital logic design/ Digital circuits and systems

Time- 3 Hours

Max. Marks- 40

Q. No	Question	M ar ks	CO
<b>Attempt any two parts of each question. Each question has equal marks.</b>			
1	<p>a. Implement the following function using most suitable size of PLA.  <math>F_1(A, B, C) = \sum m (1,2,3,7)</math>  <math>F_2(A, B, C) = \sum m (0,1,2,6)</math></p> <p>b. Design a three-input, one-output minimal two-level gate combinational circuit that has a logic-1 output 1 when the majority of its inputs are logic-1 and has a logic-0 output when the majority of its inputs are logic-0.</p> <p>c. Using the Quine-McCluskey method, obtain all the prime implicants.  <math>f_1(w, x, y, z) = \sum m (0,2,3,4,8,10,12,13,14)</math></p>	4  4  4	CO <sub>1</sub>
2	<p>a. Implement NAND and NOR logic operation using CMOS logic family. Briefly Explain.</p> <p>b. A standard TTL NAND gate uses supply voltage <math>V_{CC}</math> of <u>5V</u> with average rising and falling propagation delay of <u>10</u> n sec each and has current drains <math>I_{CCH} = \underline{2}</math> mA and <math>I_{CCL} = \underline{5}</math> mA. Find average power dissipation and find figure of merit.</p> <p>c. Convert each of the following binary number into its equivalent in the octal and hexadecimal number systems.            i) 101001.010            ii) 111001011</p>	4  4  4	CO <sub>4</sub>